Fiesta® CVXT Open Verification Environment
Benefits
Key Features
Specifications
Platforms
Fiesta® CVXT is a complete Open Verification Environment. It saves time by allowing rapid and painless implementation of module-interactive system level testing that is difficult to do in Verilog or C. Commonly available alternatives for system level verification require the designer to master an additional or proprietary syntax or language. In Fiesta® CVXT, tests are specified in Tcl using a set of just 12 commands. The CVXT Verification Engine provides the needed interactivity between tests and models to simulate a real-world environment.
Fiesta® CVXT offers the ability to build parallel, automated, synchronized self-checking verification testbenches for complex ASIC, SoC and programmable SoC designs. The environment bolts on to industry standard Verilog simulators and supports both real-world system testing and rigorous hardware module level and interface tests. The user can either run system level code intended for final silicon to test functionality, or do feature-by-feature self-checking of the chip modules, in parallel and in simultaneous interaction with other modules in the design.
A library of Models of popular interfaces, peripherals and
storage elements is available to jump-start the SoC
verification effort.
- Easy adoption due to open Tcl based environment
- Speeds up verification by automating real-world fully parallel testing
- Multiple test modes allows easy verification of design intent or rigorous checking of modules and interfaces
- Speedy testing of different prototypes provide rapid feedback for architecture adjustments
- Quickly tests different embedded processors by changing testchips and Bus Functional Models (BFM)
- Highly automated environment makes it convenient to run self-checking tests
- Completely scripted - requires no recompilation or elaboration, allowing for rapid changes
- Sophisticated Verification Engine connects Verification Workbench to user-defined testbenches
- Uses existing Verilog/C models
- Supports industry standard Verilog simulators
- Tests accuracy of modules and interfaces at the RTL level
- Synchronizes tests with each other and with the simulator
- Runs test in parallel and in simultaneous interaction with other modules in the design
- Supports infinite number of parallel tests with independent execution contexts
- Supports feature-by-feature self checking of modules
- Supports if-then-else, events and triggers
- Automatically waits for events and triggers from other interfaces
- Supports top-down test-my-chip or bottom-up check-all-
modules-and-interfaces mode
- Supports execution of system level code to check functional
intent
- Observes and logs results
DUT Socket architecture enables easy testing of multiple prototypes
Testchip Socket enables plugging in of embedded processor testchips
Wrapper architecture supports integration of user defined and third party BFM and peripheral models from expandable model library
Model library supports BFM and peripheral models
Inputs
- DUT Verilog code
- BFMs, PMs and memory models: Verilog, C
- Tests: tcl
- Top level control: tcl
Outputs
- Test logs; Test results: .LOG, .RPT
Solaris (Sparc) 2.7/2.8 nc-Verilog 3.2/3.3/3.4 Windows NT 4.0 modelsim 5.6 Solaris (Sparc) 2.7/2.8 nc-Verilog 3.4 Windows NT 4.0 modelsim 5.6
© Copyright Comit Systems, Inc. Fiesta is a registered trademark of Comit Systems, Inc. CACT, CWGT, CRST, CSMT, CVXT, CMMT, CSGT and CMBT are trademarks of Comit Systems, Inc. All other trademarks acknowledged as property of their respective trademark holders.
Industrial-strength
toolkit proven at Comit
Contract Engineering
Center
Highly automated
Needs no proprietary
tools or languages
Accelerates design cycle
Addresses key
verification issues:
- test-my-Soc
- module level checks
Supports multi-million
gate complex SoCs